CLAIMS

- 1. A method for displaying an image by activation of pixels of an array screen based on an image stored in digital form in memory point rows of a frame memory, comprising a normal display mode comprising, for the display of a frame, the steps of:
- (a) providing a succession of row addresses associated with rows of the frame memory;
- (b) successively reading the states of memory points of the rows associated with the row addresses; and
- (c) activating, for each row address, pixels of a line associated with said row address based on the read states of the row associated with said address,

further comprising a stand-by mode comprising replacing step (c) with the steps of:

- (d) providing, by a dedicated circuit, at a frequency proportional to the display frequency, a cyclic succession of offset values; and
 - (e) for each row address of the frame memory, activating pixels of a screen line associated with said address offset by a same offset value based on the read states of the row associated with said address, and/or activating pixels of a screen line associated with said row address based on the read states of the frame memory row associated with said address offset by a same offset value.
 - 2. A device for displaying an image on an array screen comprising:
 - a frame memory comprising memory points arranged in rows and in columns;
 - a write means for storing in the frame memory an image in digital form;
 - a read means for reading the states of the memory points of a row of the frame memory at a determined row address;
 - a row driver for selecting a screen LINE based on the determined row address; and
- a column driver for activating pixels of said selected line based on the states of memory points read by said read means,

further comprising:

10

15

20

25

a dedicated control circuit for providing, at a frequency proportional to the image

display frequency, a cyclic succession of offset values; and

5

10

15

a dedicated address circuit receiving the address of the row read by the read means and transmitting to the row driver a new address corresponding to the address of the read row offset by a same offset value, and/or a dedicated state circuit receiving the states of the points read by the read means and transmitting to the column driver new states corresponding to the read states offset by a same offset value.

- 3. The device of claim 2, wherein the dedicated state circuit is a shift register, in which are written the states of memory points provided by the read means, adapted to performing an offset by a determined number of bits on said states.
- 4. The device of claim 2, wherein the dedicated address circuit is an adder adapted to adding the offset value to the address of the read row.
- 5. The device of claim 2, wherein the screen is a screen with light-emitting diodes.